SK Hynix H5GQ2H24AFR Flash Memory Chip

£5.49

Condition: New

Out of stock

  •   Size Guide

    Size Guide

    Size Chest Waist Hips
    XS 34 28 34
    S 36 30 36
    M 38 32 38
    L 40 34 40
    XL 42 36 42
    2XL 44 38 44

    All measurements are in INCHES

    and may vary a half inch in either direction.

    Size Chest Waist Hips
    2XS 32 26 32
    XS 34 28 34
    S 36 30 36
    M 38 32 38
    L 40 34 40
    XL 42 36 42

    All measurements are in INCHES

    and may vary a half inch in either direction.

    Size Chest Waist Hips
    XS 34 28 34
    S 36 30 36
    M 38 32 38
    L 40 34 40
    XL 42 36 42
    2XL 44 38 44

    All measurements are in INCHES

    and may vary a half inch in either direction.

  •  Delivery & Return

    Delivery

    We ship worldwide (except batteries). Order will be shipped by shipping method chosen at the checkout. Always free shipping for multiple item orders over £200. During holidays and summer periods the delivery time may be longer than normal.

    Return

    Chipbay will accept exchanges and returns of purchased goods within 30 days of the date of purchase (14 days during the sales period). Your return will usually be processed within 1-3 days. We’ll send you a Return Notification email to notify you once the return has been completed. Please allow 1-3 business days for refunds to be received to the original form of payment once the return has been processed.

    Help

    Give us a shout if you have any other questions and/or concerns.
    Email: [email protected]
    Phone: +44 1733806223
  ... people are viewing this right now

  Share
Guaranteed Safe CheckoutTrust

Condition: New

Please note fitting require good skills and equipment.

Item is not refundable if been used, please check chip before fitting.

 

General Description

The GDDR5 SGRAM is a high speed dynamic random access memory designed for applications requiring high bandwidth. GDDR5 devices contain the following number of bits: 2Gb has 2,147,483,648 bits and sixteen banks The GDDR5 SGRAM uses a 8n prefetch architecture and DDR interface to achieve high speed operation. The device can be configured to operate in x32 mode or x16 (clamshell) mode. The mode is detected during device initialization. The GDDR5 interface transfers two 32 bit wide data words per WCK clock cycle to/from the I/O pins. Corresponding to the 8n prefetch a single write or read access consists of a 256bit wide, two CK clock cycle data transfer at the internal memory core and eight corresponding 32bit wide one half WCK clock cycle data transfers at the I/O pins. The GDDR5 SGRAM operates from a differential clock CK and CK#. Commands are registered at every rising edge of CK. Addresses are registered at every rising edge of CK and every rising edge of CK#. GDDR5 replaces the pulsed strobes (WDQS & RDQS) used in previous DRAMs such as GDDR4 with a free running differential forwarded clock (WCK/WCK#) with both input and output data registered and driven respectively at both edges of the forwarded WCK. Read and write accesses to the GDDR5 SGRAM are burst oriented; an access starts at a selected location and consists of a total of eight data words. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command and the next rising CK# edge are used to select the bank and the row to be accessed. The address bits registered coincident with the READ or WRITE command and the next rising CK# edge are used to select the bank and the column location for the burst access.

SKU: 112987121630 Category: Tag:
Close
Categories
Close My Cart
Close Wishlist
Recently Viewed Close
Close

Close
Categories